Design of Higher Order ADC Using Multi Bit Quantizer and Noise Cancellation Techniques by Deepak Sharma et al.
 
 
International Journal of Progressive Research in Science and Engineering 
Volume-2, Issue-2, February-2021 





Design of Higher Order ADC Using Multi Bit Quantizer and Noise 
Cancellation Techniques 
Dharmendra singh chouhan1, Mukta Sahu2, Deepak Sharma2 
    1Student, Department of ECE (VLSI) Engineering, LNCT (Bhopal) Indore Campus, Indore (M.P), India. 
2Assistant Professor, Department of ECE (VLSI) Engineering, LNCT (Bhopal) Indore Campus, Indore (M.P), India. 
Corresponding Author: deepakd.sharma21@gmail.com  
Abstract: - This paper presents the fundamentals of Analog to Digital Conversion using the Sigma Delta Modulation concept. It 
has been clearly; shown how the process of Sigma Delta Conversion used in ADCs can achieve higher speeds even after employing 
Oversampling above Nyquist rate. The various parameters affecting the design and performance of the Delta Sigma employed 
ADC have been analyzed. Stability considerations of higher order, sigma delta modulators have also been analyzed to attain an 
optimized approach to decide upon.  
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I. INTRODUCTION 
Although real world signals are analog, it is often desirable to 
convert them into the digital domain using an analog to digital 
converter (ADC). Signal processing in the digital domain is 
useful in digital storage, biomedical applications, and 
industrial applications- from instrumentation to 
communication. Sigma Delta Modulators achieve a high 
degree of insensitivity to analog circuit imperfections, thus 
making them a good choice to realize embedded analog-to-
digital interfaces. Application based and sophisticated design 
techniques demand Radio Frequency Identification 
Techniques, which find its application in object tracking, etc. 
Sigma Delta ADC is high resolution ADC and acts as a major 
building block in RFID applications. [1] As per the sampling 
frequency, ADC is classified into two categories: Nyquist 
ADCs and Sigma- Delta ADCs. Nyquist ADCs have a lower 
effective number of bits due to process variation and 
mismatching [2]. One technique, Sigma Delta modulation, 
which is based on the combination of oversampling and 
quantization error shaping techniques, has become quite 
popular for achieving high resolution and high accuracy. [3] 
One significant advantage of the method is that analog signals 
are converted using only a 1- bit ADC and analog signal 
processing circuits having a precision that is usually much 
less than the resolution of the overall converter. Using sigma-
delta A/D methods, high resolution can be obtained for only a 
low to medium signal bandwidths. The Oversampling 
behavior of the Sigma Delta Modulator restricts the 
bandwidth which can be overcome by using higher order 
architecture. The Signal to Noise Ratio of Sigma Delta 
Modulator is dependent upon the number of bits of quantizer 
and is independent of amplitude of input signal. The N - bit 
quantizer has two levels and separated by V LSB. The 
amplitude of full-scale sine wave input is two N-1 V LSB. 
Peak to peak value is given by two N V LSB Mean Square 
Value of the Signal is given by: 
 
       S = (2N-1VLSB) 2/ 2                      (1) 
Mean squared Noise is given by the expression: 
       N = V2 
       LSB/12         (2) 
Therefore, 
Signal to Noise Ratio (SNR) is given by: 
       [(2N-   reduces into 
         SNR=122N         (3)  
Also, 
      SNR = 6.02 N + 1.76 Db          (4) 
 
II. PRINCIPLE OF OPERATION BEHIND SIGMA DELTA 
MODULATORS 
The operation of Ms relies on the combination of two signal-
processing techniques, namely: oversampling and 
quantization error filtering and feedback, commonly referred 
to as noise shaping. Both techniques are related to the 
fundamental processes involved in an ADC illustrated in Fig. 
1(a) shows the conceptual scheme of an ADC intended for the 
digitization of low-pass (LP) signals, that includes the 
following components: an anti-aliasing filter (AAF), a 
sampling-and-hold (S/H) circuit, a quantizer, and a coder The 
 
 
International Journal of Progressive Research in Science and Engineering 
Volume-2, Issue-2, February-2021 





operation of these blocks is illustrated in Fig.1(b). First, the 
analog input signal passes through the AAF block. Otherwise, 
from the Nyquist sampling theorem, high frequency 
components of the input signal would be folded or aliased into 
the signal bandwidth, thus corrupting the signal Information. 
 
 
Fig.1 Block Diagram of Sigma Delta Modulators 
 
III. OVERSAMPLING 
The sampling process imposes a limit on and hence on the 
speed of the ADC. According to the Nyquist theorem, which 
sets that the minimum value of —often referred to as Nyquist 
frequency and represented by —must be twice the signal 
bandwidth, i.e., . Based on this criterion, those ADCs with are 
called Nyquist-rate ADCs, while if, the resulting ADCs are 
known as oversampling ADCs, and OSR is defined as the 
oversampling ratio. One of the advantages of oversampling 
ADCs is that they simplify the requirements placed on the 
AAF as illustrated in Fig.2. It should be kept in mind that the 
AAF for a Nyquist converter must have a sharp transition 
band, which often introduces phase distortion in signal 
components located near the cut-off frequency. 
 
Fig.2. Oversampling 
IV. QUANTIZATION ERROR AND WHITE NOISE 
MODELLING 
The quantization itself introduces a fundamental limitation on 
the performance of an ideal ADC. It degrades the quality of 
the input signal whose continuous-value levels are mapped 
onto a finite set of discrete levels as illustrated in Fig.3. This 
continuous-to-discrete transformation in amplitude generates 
an error, commonly referred to as quantization error. 
Contrary to the sampling process, quantization is a non-
reversible operation, causing a loss in the resolution of the 
digitized signal. Fig. 3 shows the transfer characteristic of an 
ideal quantizer, where denotes the slope of the line 
intersecting the code steps or quantizer gain, and stands for 
the quantization error. 
 
 
Fig.3. Quantization Error and Noise Modelling 
 
V. SIMULATION RESULTS 
This section will deal with the comparative analysis of fourth 
order Sigma Delta Modulator with respect to different 
topologies for parameters like signal to noise ratio and 
effective number of bits. For realization initial parameters are 
taken for all topologies as OSR = 4, out of band gain (OBG) 
= 1.5, Quantization Level=7. A comparison of different 
parameters is done for different values of OSR. For the CIFB 
topology, Figure 5.12 gives the Realization of STF and NTF 
in voltage, Figure 5.13 shows the Realization of STF and NTF 
in dB, Figure 5.14. Shows the time domain simulation of 
fourth order Sigma Delta Modulator, Figure 5.15. Shows the 
integrator states of fourth order Sigma Delta Modulator where 
x1 is the output of first integrator, x2 is the output of second 
integrator, x3 is the output of third integrator, x4 is the output 
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of fourth integrator and Figure 5.16 shows the frequency 
domain simulation of fourth order Sigma Delta Modulator. 
 




Fig.5. Time Domain Simulation of Fourth Order Sigma Delta 




Fig.6. Integrator States of Fourth Order Sigma Delta Modulator 
with CIFB Architecture 
 
 
Fig.7. Frequency Domain Simulation of Fourth Order Sigma Delta 
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Table.1. Analysis of Fourth Order Sigma Delta Modulator for Signal 
to Noise Ratio and Effective Number of Bits. 
 
 
Thus, therefore said discussions along with the relevant 
waveforms and tables are self-explanatory for the 
performance of higher order sigma delta modulators. The 
above comparative analysis concludes that parameters 
affecting the performance of Sigma Delta Modulator like 
Signal to Noise Ratio and Effective Number of Bits increases 
with increase in Over Sampling Ratio. Also, with the increase 
in order of modulator and quantization level, high SNR can 
be achieved at low OSR value. But with the increase of order, 
the modulator becomes unstable and also, maximum usable 
input signal amplitude decreases. The stability can be 
achieved for high order Sigma Delta Modulator by keeping 
the gain of Noise Transfer Function to be low. So, low order 
Sigma Delta Modulator with high OSR can be used for 
application. By the use of uniform quantizer, the performance 
of Sigma Delta Modulator increases drastically. Stability 
issues can be resolved by using multibit quantizers. But the 
designing of multibit quantizer is complex. Also its 
implementation in chip is quite cumbersome, with respect to 
large scale integration technologies. The stability of loop filter 
depends upon number of factors like maximum input signal 
range, position of poles of Noise Transfer Function in unit 
circle, gain value of the loop filter etc. So, by considering all 
the above parameters as per the application, the Sigma Delta 
Modulator of specific architecture with required order can be 
used. If the bandwidth requirement is modest, then 
conventional model of Sigma Delta Modulator of low order 
can be used. The Analog to Digital Converters required for 
audio signals which are having higher bandwidth can use 
Sigma Delta Modulator of higher order. 
VII. CONCLUSION 
In this work, analysis of lower order and higher order Sigma 
Delta Modulator has been done on the basis of Signal to Noise 
Ratio and Effective Number of Bits. The noise shaping 
property of Sigma Delta Modulator has made it popular in the 
application where high Signal to Noise Ratio is desired. The 
significant property of noise shaping, pushes the noise in the 
range out of band of interest, which reduces the requirement 
of sharp cut off anti-aliasing filter. As, the oversampling ratio 
increases the Signal to Noise Ratio also increases. Higher 
SNR values can be achieved at lower OSR also, if higher 
orders of modulators are used. However, as the number of 
integrators in the modulator increases this affects in the 
position of poles of the Noise Transfer Function, which can 
make the loop filter unstable. It can be concluded from the 
results and conclusions that the sigma delta scheme is a highly 
efficient technique that can be utilized for the design of 
Analog to Digital Converters, which yield low Quantization 
Noise due to the noise shaping principle employed inherently 
in the proposed technique. 
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